




# 1-OF-16 DECODER/DEMULTIPLEXER WITH INPUT LATCHES

The HEF4514B is a 1-of-16 decoder/demultiplexer, having four binary weighted address inputs ( $A_0$  to  $A_3$ ), a latch enable input (EL), and an active LOW enable input ( $\bar{E}$ ). The 16 outputs ( $O_0$  to  $O_{15}$ ) are mutually exclusive active HIGH. When EL is HIGH, the selected output is determined by the data on  $A_n$ . When EL goes LOW, the last data present at  $A_n$  are stored in the latches and the outputs remain stable. When  $\bar{E}$  is LOW, the selected output, determined by the contents of the latch, is HIGH. At  $\bar{E}$  HIGH, all outputs are LOW. The enable input (E) does not affect the state of the latch. When the HEF4514B is used as a demultiplexer,  $\bar{E}$  is the data input and  $A_0$  to  $A_3$  are the address inputs.



7Z69540.3

Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4514BP: 24-lead DIL; plastic (SOT-101A).  
HEF4514BD: 24-lead DIL; ceramic (SOT-94).

### APPLICATION INFORMATION

- Some examples of applications for the HEF4514B are:
- Digital multiplexing.
  - Address decoding.
  - Hexadecimal/BCD decoding.

FAMILY DATA

see Family Specifications  
IDD LIMITS category MSI




Fig. 3 Logic diagram.




Fig. 4 Logic diagram (one latch).

TRUTH TABLE

inputs				outputs																
$\bar{E}$	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub> A <sub>3</sub>	O <sub>0</sub>	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>	O <sub>4</sub>	O <sub>5</sub>	O <sub>6</sub>	O <sub>7</sub>	O <sub>8</sub>	O <sub>9</sub>	O <sub>10</sub>	O <sub>11</sub>	O <sub>12</sub>	O <sub>13</sub>	O <sub>14</sub>	O <sub>15</sub>	
H	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	H

EL = HIGH  
H = HIGH state (the more positive voltage)  
L = LOW state (the less positive voltage)  
X = state is immaterial

A.C. CHARACTERISTICS

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; C<sub>L</sub> = 50 pF; input transition times ≤ 20 ns

Propagation delays A <sub>n</sub> , EL → O <sub>n</sub> HIGH to LOW	V <sub>DD</sub> V	symbol	typ.	max.	typical extrapolation formula
HIGH to LOW	5	t <sub>PHL</sub>	260	520	233 ns + (0,55 ns/pF) C <sub>L</sub>
	10		95	190	84 ns + (0,23 ns/pF) C <sub>L</sub>
	15		65	130	57 ns + (0,16 ns/pF) C <sub>L</sub>
LOW to HIGH	5	t <sub>PLH</sub>	270	550	243 ns + (0,55 ns/pF) C <sub>L</sub>
	10		95	190	84 ns + (0,23 ns/pF) C <sub>L</sub>
	15		65	130	57 ns + (0,16 ns/pF) C <sub>L</sub>
E → O <sub>n</sub> HIGH to LOW	5	t <sub>PHL</sub>	175	350	148 ns + (0,55 ns/pF) C <sub>L</sub>
	10		65	130	54 ns + (0,23 ns/pF) C <sub>L</sub>
	15		45	90	37 ns + (0,16 ns/pF) C <sub>L</sub>
LOW to HIGH	5	t <sub>PLH</sub>	200	400	173 ns + (0,55 ns/pF) C <sub>L</sub>
	10		70	140	59 ns + (0,23 ns/pF) C <sub>L</sub>
	15		50	100	42 ns + (0,16 ns/pF) C <sub>L</sub>




Fig. 3 Logic diagram.




Fig. 4 Logic diagram (one latch).

TRUTH TABLE

inputs				outputs																	
$\bar{E}$	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	$\bar{O}_0$	$\bar{O}_1$	$\bar{O}_2$	$\bar{O}_3$	$\bar{O}_4$	$\bar{O}_5$	$\bar{O}_6$	$\bar{O}_7$	$\bar{O}_8$	$\bar{O}_9$	$\bar{O}_{10}$	$\bar{O}_{11}$	$\bar{O}_{12}$	$\bar{O}_{13}$	$\bar{O}_{14}$	$\bar{O}_{15}$	
H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L

EL = HIGH  
 H = HIGH state (the more positive voltage)  
 L = LOW state (the less positive voltage)  
 X = state is immaterial

A.C. CHARACTERISTICS

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; C<sub>L</sub> = 50 pF; input transition times ≤ 20 ns

Propagation delays A <sub>n</sub> , EL → $\bar{O}_n$ HIGH to LOW	V <sub>DD</sub> V	symbol	typ. max.	typical extrapolation formula	
HIGH to LOW	5	tpHL	260	233 ns + (0,55 ns/pF) C <sub>L</sub>	
	10		95		84 ns + (0,23 ns/pF) C <sub>L</sub>
	15		65		57 ns + (0,16 ns/pF) C <sub>L</sub>
LOW to HIGH	5	tpLH	270	243 ns + (0,55 ns/pF) C <sub>L</sub>	
	10		95		84 ns + (0,23 ns/pF) C <sub>L</sub>
	15		65		57 ns + (0,16 ns/pF) C <sub>L</sub>
$\bar{E}$ → $\bar{O}_n$ HIGH to LOW	5	tpHL	175	148 ns + (0,55 ns/pF) C <sub>L</sub>	
	10		65		54 ns + (0,23 ns/pF) C <sub>L</sub>
	15		45		37 ns + (0,16 ns/pF) C <sub>L</sub>
LOW to HIGH	5	tpLH	200	173 ns + (0,55 ns/pF) C <sub>L</sub>	
	10		70		59 ns + (0,23 ns/pF) C <sub>L</sub>
	15		50		42 ns + (0,16 ns/pF) C <sub>L</sub>

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Output transition times HIGH to LOW	5	$t_{THL}$	90	180	ns	$40\text{ ns} + (1.0\text{ ns/pF}) C_L$
	10		35	65	ns	$14\text{ ns} + (0.42\text{ ns/pF}) C_L$
	15		25	50	ns	$11\text{ ns} + (0.28\text{ ns/pF}) C_L$
LOW to HIGH	5	$t_{TLH}$	85	170	ns	$35\text{ ns} + (1.0\text{ ns/pF}) C_L$
	10		35	70	ns	$14\text{ ns} + (0.42\text{ ns/pF}) C_L$
	15		25	50	ns	$11\text{ ns} + (0.28\text{ ns/pF}) C_L$
Set-up time $A_n \rightarrow EL$	5	$t_{su}$	120	60	ns	see also waveforms Fig. 5
	10		40	20	ns	
	15		30	15	ns	
Hold time $A_n \rightarrow EL$	5	$t_{hold}$	0	60	ns	see also waveforms Fig. 5
	10		0	20	ns	
	15		0	15	ns	
Minimum EL pulse width; HIGH	5	$t_{WELH}$	120	60	ns	see also waveforms Fig. 5
	10		40	20	ns	
	15		30	15	ns	

$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where $f_i$ = input freq. (MHz) $f_o$ = output freq. (MHz) $C_L$ = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs $V_{DD}$ = supply voltage (V)
5	$1100 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
10	$5500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
15	$16000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	




Fig. 5 Waveforms showing minimum pulse width for EL, set-up and hold times for  $A_n$  to EL. Set-up and hold times are shown as positive values but may be specified as negative values.

BINARY UP/DOWN COUNTER

The HEF4516B is an edge-triggered synchronous up/down 4-bit binary counter with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input ( $\overline{CE}$ ), an asynchronous active HIGH parallel load input (PL), four parallel inputs ( $P_0$  to  $P_3$ ), four parallel outputs ( $O_0$  to  $O_3$ ), an active LOW terminal count output ( $\overline{TC}$ ), and an overriding asynchronous master reset input (MR).

Information on  $P_0$  to  $P_3$  is loaded into the counter while PL is HIGH, independent of all other input conditions except MR which must be LOW. When PL and  $\overline{CE}$  are LOW, the counter changes on the LOW to HIGH transition of CP. Input UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up,  $\overline{TC}$  is LOW when  $O_0$  to  $O_3$  are HIGH and  $\overline{CE}$  is LOW. When counting down,  $\overline{TC}$  is LOW when  $O_0$  to  $O_3$  and  $\overline{CE}$  are LOW. A HIGH on MR resets the counter ( $O_0$  to  $O_3$  = LOW) independent of all other input conditions.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4516BP: 16-lead DIL; plastic (SOT-38Z).  
HEF4516BD: 16-lead DIL; ceramic (SOT-74).  
HEF4516BT: 16-lead flat pack; plastic (SO-16; SOT-109A).

PINNING

- PL parallel load input (active HIGH)
- $P_0$  to  $P_3$  parallel inputs
- $\overline{CE}$  count enable input (active LOW)
- CP clock pulse input (LOW to HIGH, edge triggered)
- UP/DN up/down count control input
- MR master reset input
- $\overline{TC}$  terminal count output (active LOW)
- $O_0$  to  $O_3$  parallel outputs

FAMILY DATA

see Family Specifications  
IDD LIMITS category MSI