

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4029B

MSI

**Synchronous up/down counter,
binary/decade counter**

Product specification
File under Integrated Circuits, IC04

January 1995

**Synchronous up/down counter,
binary/decade counter**

**HEF4029B
MSI**

**SYNCHRONOUS UP/DOWN COUNTER,
BINARY/DECADE COUNTER**

The HEF4029B is a synchronous edge-triggered up/down 4-bit binary/BCD decade counter with a clock input (CP), an active LOW count enable input (\overline{CE}), an up/down control input (UP/ \overline{DN}), a binary/decade control input (BIN/ \overline{DEC}), an overriding asynchronous active HIGH parallel load input (PL), four parallel data inputs (P₀ to P₃), four parallel buffered outputs (O₀ to O₃) and an active LOW terminal count output (\overline{TC}).

Information on P₀ to P₃ is asynchronously loaded into the counter while PL is HIGH, independent of CP.

The counter is advanced one count on the LOW to HIGH transition of CP when \overline{CE} and PL are LOW. The \overline{TC} signal is normally HIGH and goes LOW when the counter reaches its maximum count in the UP mode, or the minimum count in the DOWN mode provided \overline{CE} is LOW.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

PINNING

- PL parallel load input
- P₀ to P₃ parallel data inputs
- BIN/ \overline{DEC} binary/decade control input
- UP/ \overline{DN} up/down control input
- \overline{CE} count enable input (active LOW)
- CP clock input (LOW to HIGH, edge triggered)
- O₀ to O₃ buffered parallel outputs
- \overline{TC} terminal count output (active LOW)

- HEF4029BP(N): 16-lead DIL; plastic (SOT38-1)
- HEF4029BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
- HEF4029BT(D): 16-lead SO; plastic (SOT109-1)
- (): Package Designator North America

FAMILY DATA

I_{DD} LIMITS category MSI

} see Family Specifications

Synchronous up/down counter,
binary/decade counter

HEF4029B
MSI





Fig. 3a Logic diagram (continued in Fig. 3b).

Synchronous up/down counter,
binary/decade counter

HEF4029B
MSI



7275388

Fig. 3b Logic diagram (continued from Fig. 3a).

Synchronous up/down counter,
binary/decade counterHEF4029B
MSI

FUNCTION TABLE

PL	BIN/DEC	UP/DN	\overline{CE}	CP	mode
H	X	X	X	X	parallel load ($P_n \rightarrow O_n$)
L	X	X	H	X	no change
L	L	L	L	\nearrow	count-down, decade
L	L	H	L	\nearrow	count-up, decade
L	H	L	L	\nearrow	count-down, binary
L	H	H	L	\nearrow	count-up, binary

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

 \nearrow = positive-going clock pulse edge

Synchronous up/down counter,
binary/decade counter

HEF4029B
MSI




Fig. 4 State diagram; BIN/ $\overline{\text{DEC}}$ = LOW.




Fig. 5 State diagram; BIN/ $\overline{\text{DEC}}$ = HIGH.

Logic equation for terminal count:

$$TC = \overline{\text{CE}} (\text{BIN}/\overline{\text{DEC}} \cdot \text{UP}/\overline{\text{DN}} \cdot \text{O}_0 \cdot \text{O}_1 \cdot \text{O}_2 \cdot \text{O}_3 + \text{BIN}/\overline{\text{DEC}} \cdot \text{UP}/\overline{\text{DN}} \cdot \overline{\text{O}}_0 \cdot \overline{\text{O}}_1 \cdot \overline{\text{O}}_2 \cdot \overline{\text{O}}_3 + \overline{\text{BIN}}/\overline{\text{DEC}} \cdot \text{UP}/\overline{\text{DN}} \cdot \text{O}_0 \cdot \text{O}_3 + \overline{\text{BIN}}/\overline{\text{DEC}} \cdot \text{UP}/\overline{\text{DN}} \cdot \overline{\text{O}}_0 \cdot \overline{\text{O}}_1 \cdot \overline{\text{O}}_2 \cdot \overline{\text{O}}_3)$$

Synchronous up/down counter,
binary/decade counter

HEF4029B
MSI

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5	$1000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	10	$4500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	15	$11\,500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula	
Propagation delays CP \rightarrow O_n HIGH to LOW	5	t _{PHL}		145	290	ns	$118\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		55	110	ns	$44\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		40	75	ns	$32\text{ ns} + (0,16\text{ ns/pF}) C_L$	
LOW to HIGH	5	t _{PLH}		160	315	ns	$133\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		60	120	ns	$49\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		40	80	ns	$32\text{ ns} + (0,16\text{ ns/pF}) C_L$	
CP \rightarrow \overline{TC} HIGH to LOW	5	t _{PHL}		280	560	ns	$253\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		105	205	ns	$94\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		70	140	ns	$62\text{ ns} + (0,16\text{ ns/pF}) C_L$	
LOW to HIGH	5	t _{PLH}		195	385	ns	$168\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		75	150	ns	$64\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		55	105	ns	$47\text{ ns} + (0,16\text{ ns/pF}) C_L$	
PL \rightarrow O_n HIGH to LOW	5	t _{PHL}		120	240	ns	$93\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		50	100	ns	$39\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		35	70	ns	$27\text{ ns} + (0,16\text{ ns/pF}) C_L$	
LOW to HIGH	5	t _{PLH}		170	335	ns	$143\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		65	130	ns	$54\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		45	90	ns	$37\text{ ns} + (0,16\text{ ns/pF}) C_L$	
$\overline{CE} \rightarrow \overline{TC}$ HIGH to LOW	5	t _{PHL}		180	360	ns	$153\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		70	140	ns	$59\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		50	100	ns	$42\text{ ns} + (0,16\text{ ns/pF}) C_L$	
LOW to HIGH	5	t _{PLH}		170	335	ns	$143\text{ ns} + (0,55\text{ ns/pF}) C_L$
	10		65	135	ns	$54\text{ ns} + (0,23\text{ ns/pF}) C_L$	
	15		50	100	ns	$42\text{ ns} + (0,16\text{ ns/pF}) C_L$	
Output transition times HIGH to LOW	5	t _{THL}		60	120	ns	$10\text{ ns} + (1,0\text{ ns/pF}) C_L$
	10		30	60	ns	$9\text{ ns} + (0,42\text{ ns/pF}) C_L$	
	15		20	40	ns	$6\text{ ns} + (0,28\text{ ns/pF}) C_L$	
LOW to HIGH	5	t _{TLH}		60	120	ns	$10\text{ ns} + (1,0\text{ ns/pF}) C_L$
	10		30	60	ns	$9\text{ ns} + (0,42\text{ ns/pF}) C_L$	
	15		20	40	ns	$6\text{ ns} + (0,28\text{ ns/pF}) C_L$	

Synchronous up/down counter,
binary/decade counterHEF4029B
MSI

A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	symbol	min	typ	max	
Minimum clock pulse width; LOW	5	t_{WCPL}	110	55	ns	see also waveforms Figs 6 and 7
	10		35	20	ns	
	15		25	15	ns	
Minimum PL pulse width; HIGH	5	t_{WPLH}	160	80	ns	
	10		55	25	ns	
	15		35	15	ns	
Recovery time for PL	5	t_{RPL}	150	75	ns	
	10		50	25	ns	
	15		35	20	ns	
Set-up times BIN/ $\overline{\text{DEC}}$ \rightarrow CP	5	t_{su}	270	135	ns	
	10		90	45	ns	
	15		60	30	ns	
$\text{UP}/\overline{\text{DN}}$ \rightarrow CP	5	t_{su}	300	150	ns	
	10		105	55	ns	
	15		75	35	ns	
$\overline{\text{CE}}$ \rightarrow CP	5	t_{su}	240	120	ns	
	10		90	50	ns	
	15		70	40	ns	
P_n \rightarrow PL	5	t_{su}	70	35	ns	
	10		20	10	ns	
	15		10	5	ns	
Hold times BIN/ $\overline{\text{DEC}}$ \rightarrow CP	5	t_{hold}	45	-90	ns	
	10		15	-30	ns	
	15		10	-20	ns	
$\text{UP}/\overline{\text{DN}}$ \rightarrow CP	5	t_{hold}	15	-135	ns	
	10		0	-50	ns	
	15		-5	-35	ns	
$\overline{\text{CE}}$ \rightarrow CP	5	t_{hold}	30	-30	ns	
	10		10	-10	ns	
	15		5	-10	ns	
P_n \rightarrow PL	5	t_{hold}	15	-20	ns	
	10		0	-10	ns	
	15		0	-5	ns	
Maximum clock pulse frequency	5	f_{max}	2	4	MHz	
	10		5	10	MHz	
	15		8	15	MHz	

Synchronous up/down counter,
binary/decade counter

HEF4029B
MSI




Fig. 6 Waveforms showing minimum pulse width for CP, set-up and hold times for \overline{CE} to CP, BIN/ \overline{DEC} to CP and UP/ \overline{DN} to CP. Set-up and hold times are shown as positive values but may be specified as negative values.




Fig. 7 Waveforms showing minimum pulse width for PL, recovery time for PL, and set-up and hold times for P_n to PL. Set-up and hold times are shown as positive values but may be specified as negative values.

Synchronous up/down counter,
binary/decade counter

HEF4029B
MSI




Fig. 8 Timing diagram; decade mode; P0 = LOW; P3 = LOW; BIN/DEC = LOW.

Synchronous up/down counter,
binary/decade counter

HEF4029B
MSI




Fig. 9 Timing diagram; binary mode; P₀ = HIGH; P₁ = LOW; BIN/DEC = HIGH.

Synchronous up/down counter,
binary/decade counter

HEF4029B
MSI

APPLICATION INFORMATION

Some examples of applications for the HEF4029B are:

- Programmable binary and decade counting/frequency synthesizers - BCD output.
- Analogue-to-digital and digital-to-analogue conversion.
- Up/down binary counting.
- Magnitude and sign generation.
- Up/down decade counting.
- Difference counting.

Synchronous up/down counter,
binary/decade counter

HEF4029B
MSI




Fig. 10 Example of parallel clocking when cascading HEF4029B ICs.




Fig. 11 Example of ripple clocking when cascading HEF4029B ICs. Ripple clocking mode: the up/down control can be changed at any count; the only restriction on changing the up/down control is that the clock input to the first counting stage must be HIGH.

Note

TC lines at all stages after the first may have a negative-going glitch pulse resulting from differential delays of different HEF4029B ICs. These negative-going glitches do not affect proper HEF4029B operation; however if the TC signals are used to trigger other edge-sensitive logic devices, such as flip-flops or counters, the TC signals should be gated with the clock signal using a 2-input OR gate such as HEF4071B.